




Fig. 3A
(PRIOR ART)













Fig. 4A (PRIOR ART)




```
ENTITY FXUCHK IS
               PORT(
                          SIN
                                               IN std ulogic;
                          Q IN
                                               IN std ulogic;
                          R \overline{l} N
                                               IN std ulogic;
                                                                                      450
                          clock
                                               IN std ulogic;
                                               OUT std_ulogic vector(0 to 1);
                          fails
                                        : OUT std ulogic vector(0 to 2);
                          counts
                          harvests
                                               OUT std ulogic vector(0 to 1);
                      );
         --!! BEGIN
          --!! Design Entity: FXU;
          --!! Inputs
                      = > B.C.S
= > A.Q;
= > R;
= > clock
         --!! S IN
                                   B.C.S;
         --!! Q_IN .
--!! R_IN
--!! CLOCK
                                   clock;
          --!! End Inputs
         --!! Fail Outputs;
         --!! 0 : "Fail message for failure event 0";
                                                                                                440
         --!! 1: "Fail message for failure event 1";
         --!! End Fail Outputs;
                                                              -451
         --!! Count Outputs;
         --!! 0 : <event0> clock;
         --!! 1 : <event1> clock;
         --!! 2: <event2> clock;
         --!! End Count Outputs;
          --!! Harvest Outputs;
         --!! 0 : "Message for harvest event 0"; --!! 1 : "Message for harvest event 1";
         --!! End Harvest Outputs;
457 < --!! End;
         ARCHITECTURE example of FXUCHK IS
         BEGIN
               ... HDL code for entity body section ...
          END;
```

Fig. 4C







PRIOR ART

